Course: RC 2016-17

449

\$2 P

RESULT REGISTER FOR B.E EXAMINATION HELD IN ELECTRONICS & TELECOMMUNICATION ENGINEERING FOR 5th SEMESTER MAY 2019 EXAM

COLLEGE: GOA COLLEGE OF ENGINEERING SEAT No PR No **GENDER Attempts** NAME OF CANDIDATE PRACTICAL PAPER DESCRIPTION SESSIONAL TERM WORK TOTAL ORAL TOTAL **REMARKS THEORY** AIGAL ABHAY CHANDRAKANT 139 201610652 Μ Digital Signal Processing 43 11 22 76 + Transmission Lines and Antennas 40 14 54 + Control System Engineering 42 14 56 + **Embedded Systems** 59 11 70 + 10 + VLSI Design and Technology 62 21 20 + 83 + **Analog Communication** 0 12 12 A 17 P F 398 40 201704559 F AKALWADI ASHVINI SATYAPPA Digital Signal Processing 40 10 22 72 P Transmission Lines and Antennas 6 15 21 F 38 \$2 53 P Control System Engineering 15 \$2 **Embedded Systems** 55 15 70 P 13 P VLSI Design and Technology 52 15 67 + 16 + **Analog Communication** 38 \$2 10 48 + 13 + \$2 373 \$4 F 42 201610553 F 2 **DESAI TANVI SANJAY** Digital Signal Processing 10 22 49 81 + Transmission Lines and Antennas 36 \$4 12 48 P \$4 Control System Engineering 46 15 61 P **Embedded Systems** 50 64 + 10 + 14 VLSI Design and Technology 64 10 16 + 74 + **Analog Communication** 50 15 65 + 21 + \$4 P 440 143 201610554 Μ **DESSAI DIGVIJAY MARUTI** Digital Signal Processing 47 11 22 80 P Transmission Lines and Antennas 35 \$5 16 51 + \$5 Control System Engineering 40 13 53 + **Embedded Systems** 51 6 57 + 11 + VLSI Design and Technology 52 10 62 + 18 + 51 21 + **Analog Communication** 10 61 + 414 \$5 P 44 201704558 EKAWADE PRANALEE JAIPRAKASH Digital Signal Processing 21 71 + 40 10 Transmission Lines and Antennas 40 12 52 P Control System Engineering 0 18 18 A **Embedded Systems** 42 10 13 P 52 P 20 + VLSI Design and Technology 60 10 70 + **Analog Communication** 53 10 63 + 13 + 372 F 201610566 45 2 GAONKAR DEEPTI DHARMA Digital Signal Processing 55 13 20 88 + 54 20 74 + Transmission Lines and Antennas Control System Engineering 43 14 57 P 60 **Embedded Systems** 11 71 + 10 + VLSI Design and Technology 73 15 88 + 20 + **Analog Communication** 51 16 67 + 18 + 493 Ρ 146 201610779 JOY PAHARI Digital Signal Processing 14 20 102 + 68 Transmission Lines and Antennas 38 \$2 16 54 + \$2 Control System Engineering 41 10 51 + **Embedded Systems** 49 62 P VLSI Design and Technology 53 18 71 + 22 + **Analog Communication** 51 66 P 14 P 15 460 \$2 P 47 201610577 Μ KAVALEKAR ABHIJIT SHASHIKANT 2 Digital Signal Processing 12 21 78 + 45 Transmission Lines and Antennas 41 16 57 + Control System Engineering 38 \$2 12 50 P 61 11 + **Embedded Systems** 12 73 + VLSI Design and Technology 72 16 88 + 20 + **Analog Communication** 51 9 60 + 12 +

Course: RC 2016-17

RESULT REGISTER FOR B.E EXAMINATION HELD IN ELECTRONICS & TELECOMMUNICATION ENGINEERING FOR 5th SEMESTER MAY 2019 EXAM

COLLEGE: GOA COLLEGE OF EN	GINEERING										
SEAT No PR No GENDER Attempts											
PAPER DESCRIPTION 48 201610776 M 2	THEORY	S	ESSIONA	L TERM WORK	TOTAL		PRACTICAL	ORAL	TOTAL	REMAR	RKS
	MOHNISH P NAIR		40								
Digital Signal Processing	57		10	22	89 +						
Transmission Lines and Antennas	50		16		66 +						
Control System Engineering	43		9		52 P		44 .				
Embedded Systems	46		10		56 +		11 +				
VLSI Design and Technology Analog Communication	70 44		14 9		84 + 53 +		20 +	16 +			
Analog Communication	44		9		JJ T			10 +			
49 201705126 F 2	NAIK GANDHALI DATTAF	RAM							447		P
Digital Signal Processing	47		7	21	75 +						
Transmission Lines and Antennas	38	\$2	10		48 +	\$2					
Control System Engineering	0		15		15 A						
Embedded Systems	64		12		76 +		10 +				
VLSI Design and Technology	76		10		86 +		16 +				
Analog Communication	57		12		69 +			16 +			
Ter 004=01=01 = -	DOLEM DEDDY CO.								411	\$2	F
51 201704561 F 2	POLEM REDDY SONALI	VEN									
Digital Signal Processing	47		10	24	81 +						
Transmission Lines and Antennas	38	\$2	16		54 +	\$2					
Control System Engineering	35	\$5	17		52 P	\$5					
Embedded Systems	55		16		71 +		12 +				
VLSI Design and Technology	60		16		76 +		16 +				
Analog Communication	41		18		59 +			15 +			
l ₅₂ 201610755 M 2									436	\$7	Р
	PRATIK SINGH NEGI	Φ.	44	0.4	07.						
Digital Signal Processing	35	\$5	11	21	67 +	\$5					
Transmission Lines and Antennas	50	Φ.	13		63 P						
Control System Engineering	35	\$5	14		49 P	\$5	44.5				
Embedded Systems	41		13		54 P		14 P				
VLSI Design and Technology	66		13		79 +		17 +	45 .			
Analog Communication	52		12		64 +			15 +			
53 201610782 F 2	SAHANA RAMESH BELL	AD							422	\$10	Р
Digital Signal Processing	51		11	22	84 +						
Transmission Lines and Antennas	50		14		64 +						
Control System Engineering	49		16		65 +						
Embedded Systems	62		13		75 +		10 +				
VLSI Design and Technology	80		16		96 +		20 +				
Analog Communication	69		11		80 P			14 P			
									508		Р
54 201610621 M 2	SHAIKH ABDUL KADER				70						
Digital Signal Processing	43	. -	8	22	73 +	_					
Transmission Lines and Antennas	35	\$5 *5	14		49 +	\$5					
Control System Engineering	35	\$5	12		47 +	\$5	40 :				
Embedded Systems	40		14		54 +		10 +				
VLSI Design and Technology	52		11		63 +		20 +	40.5			
Analog Communication	54		15		69 P			12 P		٠	
l ₅₅ 201711499 M 2	SONTI GIRISH IRANNA								397	\$10	<u>P</u>
Digital Signal Processing	44		7	22	73 +						
Transmission Lines and Antennas	47		19		66 +						
Control System Engineering	41		13		54 P						
Embedded Systems	56		15		71 +		13 +				
VLSI Design and Technology	61		11		72 +		20 +				
Analog Communication	54		17		71 +			18 +			
	<u> </u>							-	458		 Р
									458		٢

Course: RC 2016-17

RESULT REGISTER FOR B.E EXAMINATION HELD IN ELECTRONICS & TELECOMMUNICATION ENGINEERING FOR 5th SEMESTER MAY 2019 EXAM

COLLEGE: GOA COLLEGE OF ENGINEERING

SEAT No	P R No	GENI	DER A	ttempts	NAME OF CANDIDATE											
PAPER DESCRIPTION		THEORY	•	SESSIO	NAL	TERM WORK	TOTAL	F	PRACTICAL	ORAL	TOTAL	REMA	RKS			
56	20161063	5	М	2	VELIP ADHITYA PANGI	LO										
Digital S	ignal Proce	ssing	l		41		10	2	2	73 +						
Transmis	ssion Lines	and.	Antenn	as	36	\$4	11			47 +	\$4					
Control S	System Eng	jinee	ring		35	\$5	14			49 P	\$5					
Embedd	ed Systems	3			40		10			50 +		10 +				
VLSI De	sign and Te	chno	logy		62		12			74 +		18 +				
Analog (Communica	tion			53		12			65 +			13 +			

Read By :

Checked By:

Date :

Assistant Registrar-E(Proff.)

Controller Of Examinations

Registrar